Europäisches Pat ntamt

European Pat nt Offi

Offi e ur pé n des brevets 🛒 🧐 🔠



EP 0 849 797 A2 (11)

(12)

## **EUROPEAN PATENT APPLICATION**

- (43) Date of publication:
- : 1 24.06.1998 Bulletin 1998/26


(54) Int Cl.6: H01L 23/532

- (21) Application number: 97310336.9
- (22) Date of filing: 19.12.1997 attended to the

AL LT LV MK RO SI

- (84) Designated Contracting States: ; AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC-**NL PT SE Designated Extension States:**
- (30) Priority: 19.12.1996 US 33862 P
- (71) Applicant: Texas Instruments Incorporated Dalias, Texas 75265 (US)
- (72) Inventors:
  - Efland, Taylor R. Richardson, TX 75082 (US)

- Mai, Quang X. Sugarland, TX 77479 (US)
- Williams, Charles E. Dallas, TX 75214 (US)
- Keller, Stephen A. Sugarland, TX 77478 (US) 4 1 30
- (74) Representative: Holt, Michael Texas Instruments Limited, Kempton Point, **68 Staines Road West** Sunbury-on-Thames, Middlesex TW16 7AX (GB)
- (54)Improvements in or relating to intergrated circuits
- (57) A thick plated interconnect (80) comprising a copper lead (50) and a bonding cap (84) coupled to the copper lead (50). The bonding cap (84) may include a bondable member (86) formed from a bondable layer
- (62) comprising aluminum. A barrier member (88) may be formed from a barrier layer (60). The barrier member (88) may be disposed between the bondable member (86) and the copper lead (50).



#### Description

### TECHNICAL FIELD OF THE INVENTION

The present invention relates generally to the field of integrated circuits, and more particularly to an improved thick plated interconnect and to an associated auxiliary interconnect for an integrated circuit.

## BACKGROUND OF THE INVENTION

Thick plated metal interconnects can be used to provide low resistance pathways in integrated circuits. The interconnects may be employed for high current bussing and similar applications of power integrated circuits and other types of integrated circuits. The interconnects may be in the form of copper because of its low resistance.

Bonding directly to copper interconnects would enhance the performance of integrated circuits by eliminating the high parasitic series resistance associated with bond pads and standard multi-level VLSI metal systems. Typical, bonding systems such as aluminum wedge and gold ball bonding, however, suffer reliability problems when bonded to copper due to voiding of aluminum in copper. Copper on copper bonds also suffer reliability problems.

To overcome such reliability problems, nickel plating has been used as a cap metalization system for thick plated copper interconnects. Although a nickel cap has been demonstrated to work reliably for large aluminum wedge, bonding, its manufacturability is not standard and its environmental cleanup is costly, and it is not reliable for gold bonds.

#### SUMMARY OF THE INVENTION

Accordingly, a need has arisen in the art for an improved thick plated metal interconnect. The present invention provides a thick plated interconnect having an aluminum bonding cap that substantially eliminates or reduces the disadvantages and problems associated with prior thick plated interconnects.

In accordance with the present invention, a thick plated interconnect may comprise a copper lead and a bonding cap coupled to the copper lead. The bonding cap may include a bondable member formed from a bondable layer comprising aluminum. A barrier member may be formed from a barrier layer. The barrier member may be disposed between the bondable member and the copper lead.

More specifically, in one embodiment, the thick plated interconnect may include a section of a copper seed layer. In this embodiment, the copper lead may be plated to the section of the copper seed layer. The bondable layer may comprise an aluminum alloy including silicon and copper. In a specific embodiment, the aluminum alloy may include about one (1) percent silicon and about

one-half (0.5) percent copper.

In accordance with another aspect of the present invention, an auxiliary interconnect may comprise a second section of the copper seed layer. An auxiliary bonding cap, may be coupled to the second section of the copper seed layer. The auxiliary bonding cap may include an auxiliary member formed from the bondable layer. An auxiliary barrier member may be formed from the barrier layer. The auxiliary barrier member may be disposed between the auxiliary bondable member and the second section of the copper seed layer.

i Important technical advantages of the present invention include providing a thick plated interconnect that substantially reduces or eliminates bonding resistance. In particular, a bonding cap capable of receiving conventional gold wire and aluminum wedge bonds may be formed on a copper lead. Accordingly, bonds may be formed directly on the thick plated interconnect and high parasitic series resistance associated with bond pads is

Another, technical advantage of the present invention includes providing an auxiliary interconnect formed from some of the same layers of the thick plated interconnect including the bond cap, seed and barrier layers and without additional processing steps. In particular, the auxiliary interconnect may be formed at any location common to fabrication steps of the thick plated interconnect and used where the very low-resistance of copper plating is not required. The auxiliary interconnect project of interconnect additionally, the auxiliary interconnect provides a relatively small and low resistance interconnect that allows denser circuit designs resulting in die area sayings.

Still another technical advantage of the present invention includes providing an improved mold for plating the copper lead of the thick plated interconnect. In particular, the mold may include a cavity formed in a photoresist layer exposing a section of a copper seed layer electrically coupled to an underlying metal layer through a via in a dielectric layer. A barrier layer may be disposed between a copper seed layer, and the underlying metal layer.

Other technical advantages will be readily apparent to one skilled in the art from the following figures, descriptions, and claims.

The appropriate of the and seem than the

Service of the service of the

#### , BRIEF DESCRIPTION OF THE DRAWINGS : . . .

For a more complete understanding of the present invention and its advantages thereof; reference is now made to the following description taken in conjunction with the accompanying drawings, wherein like reference numerals represent like parts, in which:

FIGURES 1A-E are a series of schematic crosssectional diagrams illustrating a method of fabricating an improved thick plated copper interconnect and associated auxiliary metal interconnect in accordance with

10

25

35

45

50

one embodiment of the present invention.

#### DETAILED DESCRIPTION OF THE INVENTION and the first of

The preferred embodiments of the present invention and its advantages are b st understood by referring "now in more detail to FIGURES 1A-E of the drawings. in which like numerals refer to like parts throughout the several views. FIGURES 1A-E illustrate a method of fabricating a copper plated interconnect having an aluminum bonding cap and an associated auxiliary interconnect in accordance with one embodiment of the present invention. As described in more detail below the aluminum bonding cap allows direct bonding to the interconnect for low resistance applications. The auxiliary interconnect is formed with the interconnect and without additional processing steps. 16

FIGURE 1'A' illustrates an initial semiconductor structure 10. The initial semiconductor structure 10 may comprise a semiconductor layer 12 including an integrated circuit having one or more interlevel contacts 14. The semiconductor layer 12 may be a substrate such are as a water. It will be understood that the semiconductor layer 12 may also be a layer of semiconductor material formed on a substrate. For example, the semiconductor layer 12 may be an epitaxial layer grown on a water. It will be understood that the layer 42 may also be another system of interconnects such as another layer of metal or multiple layers of metal with appropriate isolation layers as the process dictates. Here is shown as an exemplary single metal/system for simplicity! (1991)

An interlevel oxide 16; barrier layer 18; metal layer 11 20, and dielectric layer 22 may be formed on the semiconductor layer 12. The interlevel oxide 16 isolates the integrated circuit of the semiconductor layer 12 generally from the barrier layer 18. The interlevel oxide 16 may be patterned and etched to allow the barrier layer 18 to . contact the integrated circuit of the semiconductor laver # 12 at the interlevel contact 14 The metal layer 20 is a ালুল top surface conventional metal layer associated with the rocess such as for a double level metal layer or for a triple level metal layer. Accordingly, it will be understood that a present invention is not limited to use with a single level system, but may include multi-level interconnect systems) two contributions to

The barrier layer 18 provides both an electrical contact and a mechanical barrier between the interlevel contact 14 of the semiconductor layer 12 and the metal layer 20. Accordingly, the barrier layer 18 allows current to flow between layers while preventing voiding and similar types of mechanical problems. The barrier layer 18 may comprise any conductor that does not adversely react with the interlevel contact of the semiconductor layer 12 or the metal layer 20. . · · ·

The dielectric layer 22 may be a passivation overcoat isolating the initial semiconductor structure 10 generally from subsequent integrated circuit processing. Dielectric layer 22 may be composed of several layers of

dielectric having different ch mical mak up. Dielectric layer 22 may be oxide and nitride or oxide and oxinitrid. The passivation overcoat 22, however, may be patterned and etched to form vias 24 to expose the initial semiconductor structur 10 to subsequent integrat d circuit processing at specific locations. For the embodiment of FIGURE 1A, a via 24 may be formed in the passivation overcoat 22 over the interlevel contact 14 of the semiconductor layer 12. Accordingly, the interlevel contact 14 may be electrically connected to subsequently formed integrated circuit layers through the via 24 by the barrier layer 18 and the metal layer 20. A second via 24 may also be formed in the passivation overcoat 22 for lan auxiliary metal system 26. As explained in mor de-15 Ctail below, the auxiliary metal system may form an aux-"If a illiary interconnect. The use of the terms "contacts" and "vias" for interconnection of metal and semiconductor systems will be obvious to those skilled in the art.

In one embodiment, the semiconductor layer 12 may comprise silicon and the metal layer 20 may comprise aluminum composition. In this embodiment, th barrier layer 18 may comprise tungsten, titanium tungsten or platinum silicide, which will not react with either the silicon or the aluminum. As previously described, the metal layer 20 may be a system of interconnects including multiple level metal and corresponding barrier metals and polysilicon interconnects. The various metal systems may be isolated by appropriate dielectric layders. The barrier metals may be tungsten, platinum, titanium, and other combinations described above. The fam connection between metal systems is made by vias Whereas connection to the actual silicon circuit is termed "contacts:" Generally, the term "vias" is used for connections between interconnects and "contact" is used for connection to silicon or polysilicon. The interlevel oxide 16 may comprise silicon dioxide and the passivation overcoat 22 may comprise a nitride overcoat. It will be understood that the semiconductor layer 12, interlevel oxide 16, barrier layer 18, metal layer 20, and passiva-40 tion overcoat 22 may comprise other materials within the scope of the present invention. For example, the interlevel oxide 16 and passivation overcoat 22 may be formed from other dielectric materials. Additionally, the barrier layer 18 may be any conductor that provides a mechanical barrier between layers. It will be further understood that although the embodiment of FIGURE 1A includes only a single layer of metal, the initial semiconductor structure 10 may comprise multiple metal layers within the scope of the present invention. Thus, as previously described, additional systems of interconnects such as another layer of metal or multiple layers of metal with appropriate isolation layers may be included as the process dictates:

times.

Trans.

1

-

47.

1-1-1

Contract.

MA.

"Referring to FIGURE 1B, a barrier lay r 30 may b formed on the surface of the initial semiconductor structure 10. As shown by FIGURE 1B, the barrier layer 30 may contact the metal layer 20 through the vias 24 and elsewhere contact the passivation layer 22. The barrier

layer 30 may protect the underlying metal layer 20 from ping 34a the section 34 of the copper seed layer 32. subsequent metal processes. The barrier layer 30 may also act as an etch stop to protect areas from having the metal layer 20 etched away where the vias 24 exists during subsequent, metal etching steps. The barrier layer + 5 + 32 and the barrier metal 30 forming the section 34 form 30 also protects a layer deposited siled layer and thick in the accombination layer mold 44 over the interlevel contact plated layer from contamination from the dielectric and vice versa. . -. . . . ...

In one embodiment, the barrier layer 30 may be titanium tungsten (TiW). In this embodiment, the titanium tungsten may be sputter deposited onto the initial semiconductor structure 10. It will be junderstood that the barrier layer 30 may comprise other conductors capable of protecting the underlying metal, layer, 20, within the scope of the present invention. For example, the barrier layer 30 may comprise a varied metallurgical alloy or the

. A copper seed layer 32 may be deposited onto the barrier layer 30. Preferably, the copper seed layer 32 comprises copper. It will be understood that the copper seed layer 32 may comprise other materials capable of acting as a seed for copper plating. As described in more detail below, copper will plate to the copper seed layer 32 to form thick copper interconnect:

For the embodiment of FIGURE 1B, a section 34 of the copper seed layer 32 may be in electrical contact with the interlevel contact 14 of the semiconductor layer 12 through the barrier layers 30 and 18 and the metal layer 20. Elsewhere, the copper seed layer 32 may be generally isolated from the semiconductor layer 12 by the passivation layer 22. A second section 36 of the copper seed layer 32 may be in electrical contact with the metal layer, 20 through the barrier layer, 30 at the auxiliary metal system 26. 1000

32 may be sputter deposited on the barrier layer 30. In this embodiment, the copper seed layer 32 may be deposited to a thickness of about 2,000 angstroms. It will be understood that the copper seed layer 32 may be otherwise deposited within the scope of the present invention., a I nother to served bill a contillo.

... A photoresist layer, 40 may be deposited on the copper seed layer 32. The thickness of the photoresist layer 40 is driven by the thickness of the copper plating desired for the copper interconnect. In one embodiment, the photoresist layer 40 may be 12,000 angstroms thick, which will allow up to 11,000 angstroms of copper to be plated. If a greater thickness of copper plating is desired, multiple layers of photoresist may be used. 🕾 📑

The photoresist layer 40 may be patterned and etched to form a cavity 42 exposing the section 34 of the copper seed layer, 32, electrically coupled to the underlying metal layer 20 through the via 24 in the passivation overcoat 22. Preferably, the photoresist layer 40 is patterned such that the cavity 42 overlaps the section 34 of the copper seed layer 32 by a distance great enough to compensate for misalignment of the pattern and still result in the patterned cavity efficiently overlap-

As shown by FIGURE 1B, the cavity 42 in the photoresist layer 40 may in conjunction with the cavity and passivation layers 16 and 22 lined by copper seed layer ...14. It will be understood that the combination layer mold 44 may comprise other materials within the scope of the suppresent invention. For example (the photoresist and the passivation material may include combinations of other dielectric materials such as oxide glasses, like silicon dioxide, and/or polymides and/or polysilicons and/or selective epitaxials and/or other materials.

Referring to FIGURE 1C, a copper lead 50 may be 15 plated to the copper seed layer 32 exposed by the cavity 42 in the combination layer mold 44. In one embodiment; the copper lead 50 may be plated by a conven--buc tional electroplating process. In this embodiment, the semiconductor device may be disposed in a copper 20 electroplating bath. In the electroplating bath, copper will plate to the copper seed layer 32 exposed in the combination layer mold 44: Thione embodiment; as previously described, the copper lead 50 may be plated to a thickness of 11,000 angstroms. It will be understood 25 that the thickness of the copper plating may be varied within the scope of the present invention.

Referring to FIGURE 1D, the photoresist layer 40 may be removed to leave the thick plated copper lead 50. The photoresist layer 40 may be removed by con-30 ventional etching techniques: It will be understood that the 'photoresist' layer 40 'may be' otherwise removed within the scope of the present invention.

As shown by FIGURE 1D, the copper lead 50 may be electrically connected with the interlevel contact 14 of the semiconductor layer 12 through the section 34 of the copper seed layer 32, metal layer 20, and barrier layers 18 and 30. The copper lead 50 will not be in elecrestrical contact with the interlevel contact 14 where the combination layer mold 38 is formed over the passiva-4011 tion overcoat 22. In this case, the copper lead 50 will be er electrically isolated from the metal layer 20 and other components of the semiconductor device. (1)

A barrier layer 60 may be formed on the surface of the semiconductor structure 10 by sputtering methods. 45 As shown by FIGURE 1D, the barrier layer 60 may contact the top surface of the copper lead 50 and elsewhere the copper seed layer 32. The barrier layer 60 may protect the underlying copper of the lead 50 and seed layer 32 from subsequent metal processes. The barrier laver 50 60 may also protect later added materials from interaction with the copper which may cause voiding and other deformities. 2740 3

... in one embodiment, the barrier layer 60 may be sputtered titanium tungsten (TiW). Accordingly, the same metal may be used for both barrier layers 60 and 30. Use of titanium tungsten for both barrier layers 30 and 60 may make the present invention more manufacturable with standard VLSI and ULSI sputter processing

techniques. Specific examples of such process technol control exposed after etching the bondable layer 62 and the rays. .. . . . .

prise other conductors capable of preventing copper to to from reacting with later deposited materials. For example, the barrier layer 60 may comprise a varied metallurgical alloy or the like, that he is the like it violated

The barrier layers: 30 and 60 sandwich the copper lead 50 and copperiseed layer 32 such that the copper is not exposed to other metal layers or systems or dielectrics or systems. The barrier layers 30 and 60 may form ridged surfaces, against abutting copper surfaces.

A bondable layer 62 may be formed on the barrier layer 60. In one embodiment, the bondable layer 62 may be sputter deposited onto the barrier layer 60. The bondable layer 62 may have a standard thickness of about 0.6 microns, it will be understood that the thickness of the bondable layer, 62 may vary depending on the application for the interconnect.

 The bondable layer 62 may comprise an aluminum alloy. In one embodiment, the bondable layer 62 may ....comprise aluminum with 1% silicon and a half percent copper (Al 1,% Si 0,5%,Cu), This metal may be deposited with conventional sputtering process technology.

.... A photoresist layer 70 may be formed on the bondable layer 62. The photoresist layer 70 may be deposited in accordance with the conventional photoresist technology. In one embodiment, the photoresist layer 70 may have, a thickness, of, between 0.6 and 1.4 microns. It will be understood that the thickness of the photoresist may vary within the scope of the present invention: The photoresist layer 70 may be patterned and etched to leave photoresistionly above bonding and auxiliary interconnect regions 72, Referring to FIGURE IE, the semiconductor, structure may be etched to remove sections of the bondable layer 62, barrier layer 60, copper seed layer, 32 and barrier layer 30 not covered by the patterned photoresist layer 70: In one embodiment, the unprotected layers may be removed by an etched sequence applied in a specific order such that unprotected sections of the bondable layer 62 are etched away first, followed by underlying sections of the barrier layer 60 second, copper seed layer 32 third, and barrier layer 30 fourth.: Accordingly, the etched sequence may be a top down etch removing the top or uppermost layer first and so on down through the following layers as required. Each etch of the sequence may be a standard chemical etch as prescribed in compatible processing.

Between etching barrier layer 60 and copper seed layer 32, a photoresist reflow may optionally be used to protect the remaining sections of the bondable layer 62 from being etched under edges of the pattern photoresist, layer 70. Such undercut etching may occur at the edges of the patterned bondable layer 62 because edges of the remaining section of the bondable layer 62 will

ogies\_include PRISM, EPIC, LBC, and power plus Ar- VFC Poarrier layer 60. Reflow of photoresist may cover the exthe posediedges and help reduce undercutting of the bond-The titanium tungsten of the barrier layer 60 may be 1913 able layer 62 during the subsequent etch of the copper sputter deposited onto the semiconductor structure. It is 500 seed layer 32. After etching, a nitrid for other mat rial will be understood that the barrier layer 60 may com- and passivation may be deposited and patterned to expose regions to be bonded to.

> The patterned photoresist layer 70 may be removed to leave a thick plated copper interconnect 80 and associated auxiliary metal interconnect 82. The thick plated copper interconnect 80 may include a bonding cap 84 directly on top of the copper lead 50. As shown by FIGURE 1E, the bonding cap 84 may comprise a bondable member formed from the bondable layer 86 and a ats a barrier member 88 formed from the barrier layer 30 at of the bonding region 72 above the copper lead 50. Accordingly, conventional gold wire and aluminum wedge bonds may be formed directly on the thick plated int rconnect 80. The barrier member 88 prevents volding of a bond with the copper lead 50. Accordingly, the bonds will not deteriorate and become mechanically or el ctria cally unreliable. Accordingly, high parasitic series resistdance associated bond pads is eliminated.

> The auxiliary interconnect 82 is formed from the 25 bondable layer 62, barrier layer 60, seed layer 32, and the barrier layer 30. The auxiliary interconnect 82 has a property of small geometry line control and the copper seed layer provides excellent electromigration control. The auxiliary interconnect 82 is associated with the thick plated copper interconnect 80 in that the auxiliary interconnect 82 is formed form some of the layers of the aftisthick plated copper interconnect 80 and without additional processing steps. The auxiliary interconnect 82 may be used where copper plating is not required. Ad-*35*∙: vantageously, the auxiliary interconnect 82 provides interconnect flexibility by providing a free level of interconnect. Additionally, the auxiliary interconnect 82 provides a relatively small and low resistance interconnect that ad vallows denser circuit designs resulting in die area sav-40ត lings ស្តេច បែកដូចនេះ មាត់ អនុគម ស ស ស 🤆 🤄

50

VE. 15

4.5

· -

, 4 in ...

TANK

. Section

- 9 con 12

1

Although the present invention has been described with several embodiments, various changes in modifications may be suggested to one skilled in the art. It is intended that the present invention accomplish such 45 changes and modifications as fall within the scope of the appended claims. I have been a supply of the body to be placed in the street,

COMPLETED ONLY BUSINESS Claims Take the groundered he built in the part factor Edition of the Method of March 1988

1. A plated interconnect having a bonding cap coupled to a copper lead, comprising: of the control of the second of a

a bondable member formed from a bondable 55.6 Annual Layer comprising aluminum; 11. a barrier member formed on a barrier layer; and

the state of the wherein the barrier member is disposed beare tween the bondable member and the copper

\$1. 1. 17

10

1,5

20

25

lead.

- The interconnect of Claim 1, wherein the bondable layer comprises an aluminum alloy comprising silicon and copper.
- 3. The interconnect of Claim 1 or Claim 2, wherein the bondable layer comprises an aluminum alloy comprising between 1 percent silicon and between 0.5 and 2 percent copper.
- The interconnect of any of Claims 1 to 3, wherein the bondable layer comprises an aluminum alloy comprising about one (1) percent silicon and about one half (0.5) percent copper.
- The interconnect of any of Claims 1 to 4, wherein the barrier layer comprises titanium tungsten (TiW).  $- \cot \psi \gamma_{col}$
- 6. The interconnect of any of Claims 1 to 5, further comprising:

a copper seed layer; and wherein the copper lead is plated to the copper seed layer.

- 7. The interconnect of Claim 6, wherein: the copper seed layer is electrically coupled to an underlying metal layer; and
  - a second barrier layer is disposed between the copper seed layer and the underlying metal lay-
- The interconnect of Claim 7, wherein the second barrier layer comprises titanium tungsten (TiW).
- The interconnect of any of Claims 1 to 8, wherein the copper lead comprises a thickness greater than 10,000 angstroms.
- A semiconductor device, having a plated interconnect, comprising:

a portion of a copper seed layer;

a copper lead plated to the portion of the copper seed layer;

a bonding cap coupled to the copper lead, comprisina:

a bondable member formed from a portion of abondable layer that comprises aluminum;

a barrier member formed from a portion of a barrier layer; wherein the barrier member disposed between the bondable member and the copper lead;

an auxiliary interconnect, comprising: a second portion of the copper seed layer; an auxiliary bonding cap coupled to the second portion of the copper seed layer, comprising:

an auxiliary member formed from a second portion of the bondable layer;

an auxiliary barrier member formed from a sec-, ond portion of the barrier layer, and wherein the auxiliary barrier member disposed between the auxiliary bondable member and the second portion of the copper seed layer.

- 4. 19. 19. 19. 11. The device of Claim 10, wherein the bondable layer comprises sputtered aluminum and the barrier layer comprises sputtered titanium tungsten (TiW).
- 12. The device of Claim 10 or Claim 11, wherein the bondable layer comprises an aluminum alloy comprising silicon and copper. 11.1

entity and state the feet and see one of the feet

- 9 340.3 13. The device of any of Claims 10 to 12, wherein the bondable layer comprises an aluminum alloy com-· 61 : 70 prising between 1 percent silicon and between 0.5 and 2 percent copper.
- 14. The device of any of Claims 10 to 13, wherein the bondable layer comprises an aluminum alloy comprising about one (1) percent silicon and about one half (0.5) percent copper. of the rack

445 - 4 - 5

15. The device of any of Claims 10 to 14, wherein the barrier layer comprises titanium tungsten (TiW).

11.7

16. The device of any of Claims 10 to 15, wherein the pprtion of the copper seed layer electrically coupled to a portion of an underlying metal layer through a via in a dielectric layer; and

a portion of a second barrier layer is disposed between/the portion of the copper seed layer and the portion of the underlying metal layer.

- 17. The device of Claim 16; wherein the second portion we remof the copper seed layer is electrically coupled to a second portion of the underlying metal layer through a second via in the dielectric layer; and to to a record portion of the second barrier layer is disposed between the second portion of the copper seed layer and the second portion of the underlying metal layer. The View of the control of
  - ... 18. The device of Claim 16 or Claim 17, wherein the second barrier layer comprises titanium tungsten ·(TiW).
    - 19. The device of any of Claims 10 to 18, wherein the copper lead is formed to a thickness greater than 10,000 angstroms.
- 20. A combination layer mold, comprising:

٠, ٠

a first cavity formed through a via in a layer of material;

the first cavity find with a seed layer;
a second cavity formed in a photoresist lay r;
and a second cavity disposed substantially over the first cavity. The first cavity. The first cavity.

- 21. The combination layer mold of Claim 20, further comprising a barrier layer disposed between the seed layer and the via:
- 22. The combination layer mold of Claim 20 or Claim 21, wherein the seed layer is a copper seed layer.
- 23. The combination layer mold of any of Claims 20 to 22, wherein the layer of material comprises a dielectric material.
- 24. The combination layer mold of any of Claims 20 to 23, further comprising the second cavity overlapping the first cavity.
- 25. The combination layer mold of any of Claims 20 to 24, further-comprising the photoresist layer having a thickness greater than 10,000 angstroms.
- 26. The combination layer mold of any of Claims 20 to 25, further comprising the first cavity being formed through a plurality of vias in a plurality of layers of material.
- 27. An auxiliary interconnect; having a cap coupled to copper seed layer, comprising:

11. 75.71


- a barrier layer disposed between the bondable 35 cm layer and the copper seed layer.
- to the interconnector Claim 27, further combrising the seed layer being disposed on a second barrier layto the seed layer being disposed on a second barrier layto the seed layer being disposed on a second barrier layto the seed layer being disposed on a second barrier layto the seed layer being disposed on a second barrier layer.
  - 29. The auxiliary interconnect of Claim 27 or Claim 28, wherein the bondable layer comprises sputtered aluminum and the barrier layer comprises sputtered titanium tungsten (TiW).
- wherein the bondable layer comprises an aluminum alloy comprising between 1 percent silicon and between 0.5 and 2 percent copper.
- The first of the first of the second of the
- g sanger i kabisan Padhawa at Ariba (b. 1907) Panganan kanggara dalah menjada da


- Parish a company of the state o
- ing the word of the company of the c
- 10 (2.1) (2.
- a marabas (k. 1997) a yiya mada e a yekee Meyelekee
- Alternative to the second of t
- 20 : S. O. T. W. S. T
- production of the transfer of the second of


200

92727h

- Section 1. The section of the sectio
- in and the first of the second of the second
- engant bidely squared constitutions of A. A. A. germyr of the
- 45 construction of the design of the state o
- a carrier alt et de componencie Los especies que tradaix de composit especies.
- 50 restaur stronger at the second of the sec
- The state of the s







COMPRESSION OF PROPERTY OF THE COMPRESSION OF THE C

ta et e liketto 2 14 - 12 - 22 - 22 - 100 -

18 State of the 3.555 1986 ,我一样的一样现代。

9.3 A Note of Charles where the

70.1 / CE 有面压

当時の日本日本 みず

600 B 6 35 6

THIS PAGE BLANK (USPTO) POSSESSES CON

a a company 7 4 W 20 7 3

the most of authority

(F1) I form (0) . The half of all of the first of the fir

arrad e the control of the co

Maring .

1.3%

(11) EP 0 849 797 A3

(12)


## **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3: 03.05.2000 Bulletin 2000/18

(51) Int CI.7: H01L 23/532

- (43) Date of publication A2: 24.06.1998 Bulletin 1998/26
- (21) Application number: 97310336.9
- (22) Date of filing: 19.12.1997
- (84) Designated Contracting States:
  AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
  NL PT SE
  Designated Extension States:
  AL LT LV MK RO SI
- (30) Priority: 19.12.1996 US 33862 P
- (71) Applicant: Texas Instruments Incorporated Dallas, Texas 75265 (US)
- (72) Inventors:Efland, Taylor R.Richardson, TX 75082 (US)

- Mai, Quang X.
   Sugarland, TX 77479 (US)
- Williams, Charles E.
   Dallas, TX 75214 (US)
- Keller, Stephen A.
   Sugarland, TX 77478 (US)
- (74) Representative: Holt, Michael. Texas Instruments Limited, P.O. Box 5069 Northampton NN4 7ZE (GB)
- (54) Improvements in or relating to intergrated circuits
- (57) A thick plated interconnect (80) comprising a copper lead (50) and a bonding cap (84) coupled to the copper lead (50). The bonding cap (84) may include a bondable member (86) formed from a bondable layer
- (62) comprising aluminum. A barrier member (88) may be formed from a barrier layer (60). The barrier member (88) may be disposed between the bondable member (86) and the copper lead (50).





## **EUROPEAN SEARCH REPORT**

Application Number EP 97 31 0336

US 5 545 927 A (FAROOD MUKTA S ET AL)		DOCUMENTS CONSIDE	RED TO BE RELEVANT	•		
US 5 545 927 A (FARODO MUNTA S ET AL)   13 August 1996 (1996-08-13)   13 August 1996 (1996-08-13)   10   10   10   10   10   10   10   1	Category		iges	to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)	
# column 4, line 7 - column 6, line 11; figures 4-7 *  US 4 000 842 A (BURNS CARMEN D) 4 January 1977 (1977-01-04) * column 3, line 28 - column 4, line 7; figure 4 *  A US 4 953 003 A (JOHANSEN JON-WILLY) 28 August 1990 (1990-08-28) * column 3, line 29 - line 41; figure 2 *  X US 5 277 756 A (DION JOHN B) 11 January 1994 (1994-01-11) * column 5, line 23 - column 6, line 38; figures 2-8 *  X US 5 209 817 A (AHMAD UMAR M ET AL) 11 May 1993 (1993-05-11) * column 2, line 33 - column 3, line 68; figures 1-7 *  X US 5 508 229 A (BAKER MARK H) 16 April 1996 (1996-04-16) * column 3, line 5 - line 55; figures 2A-2E *  X US 5 226 232 A (BOYD MELISSA D) 13 July 1993 (1993-07-13) * column 3, line 1, line 48; figures 2-40 * column 3, line 1, line 48; figures 2-40 * column 3, line 1, line 48; figures 2-40 * column 3, line 1, line 48; figures 2-40 * column 3, line 1, line 48; figures 2-40 * column 3, line 1, line 48; figures 2-40 * column 4, line 1, line 48; figures 2-40 * column 5, line 1, line 48; figures 2-40 * column 6, line 10 saketh 10 sak	X .	13 August 1996 (1996	DOQ MUKTA S ET AL)	1,6-8,	H01L23/532	
4 January 1977 (1977-01-04)  * column 3, 14ne 28 - column 4; line 7; figure 4 *  A US 4 953 003 A (JOHANSEN JON-WILLY) 28 August 1990 (1990-08-28)  * column 3, line 29 - line 41; figure 2 *  US 5 277 756 A (DION JOHN B) 11 January 1994 (1994-01-11)  * column 5, line 23 - column 6, line 38; figures 2-8 *  US 5 209 817 A (AHMAD UMAR M ET AL) 11 May 1993 (1993-05-11)  * column 2, line 33 - column 3, line 68; figures 1-7 *  US 5 508 229 A (BAKER MARK H) 16 Abril 1996 (1996-04-16)  * column 3, line 5 - line 55; figures 2A-2E *  US 5 26 232 A (BOYD MELISSA D) 20 21, 23 25, 26  * column 3, line 1-3 line 48; figures 2-4  *  The present search report has been drawn up for all claims  The present search report has been drawn up for all claims  The HAGUE  CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone  Tibeory or principle underlying the invention Eigenflight declared. but published on, or after the fitting date	A :	噻 column 4, line 7	Column 6, line 11;	10		
# US 4 953 003 A (JOHANSEN JON-WILLY) 28 August 1990 (1990-08-28)  * column 3, line 29 - line 41; figure 2 *  * US 5 277 756 A (DION JOHN B) 11 January 1994 (1994-01-11)  * column 5, line 23 - column 6, line 38; figures 2-8 *  * US 5 209 817 A (AHMAD UMAR M ET AL) 11 May 1993 (1993-05-11)  * column 2, line 33 - column 3, line 68; figures 1-7 *  * US 5 508 229 A (BAKER MARK H) 16 April 1996 (1996-04-16)  * column 3, line 5 - line 55; figures 2A-2E *  * US 5 226 232 A (BOYD MELISSA D) 13 July 1993 (1993-07-13)  * column 3, line 1, line 48; figures 2-40  * column 3, line 1, line 48; figures 2-40  * Column 3, line 1, line 48; figures 2-40  * Column 3, line 1, line 48; figures 2-40  * Column 3, line 1, line 48; figures 2-40  * Column 3, line 1, line 48; figures 2-40  * Column 3, line 1, line 48; figures 2-40  * Column 3, line 1, line 48; figures 2-40  * Column 3, line 1, line 48; figures 2-40  * Column 3, line 1, line 48; figures 2-40  * Column 3, line 1, line 48; figures 2-40  * Column 3, line 1, line 48; figures 2-40  * Column 3, line 1, line 48; figures 2-40  * Column 3, line 1, line 48; figures 2-40  * Column 4	A	4 January 1977 (1977	7-01-04)	1,10,27		
28 August 1990 (1990-08-28)  * column 3, line 29 - line 41; figure 2 *  US 5-277 756 A (DION JOHN B) 11 January 1994 (1994-01-11) 20-26  US 5-277 756 A (DION JOHN B) 12 June 5, line 23 - column 6, line 38; figures 2-8 *  US 5-29 817 A (AHMAD UMAR M ET AL) 11 May 1993 (1993-05-11) 20-26  TECHNICAL FIELDS SEARCHED (Int.CI HOIL) 11 May 1993 (1993-05-11) 20-26  US 5-209 817 A (AHMAD UMAR M ET AL) 11 May 1993 (1993-05-11) 20-26  US 5-20 829 A (BAKER MARK H) 16 April 1996 (1996-04-16) 20-24, 26 16 April 1996 (1996-04-16) 20-24, 26 20-24, 26 20-24, 26 20-25  WS 5-226 232 A (BOYD MELISSA D) 20-21, 23, 25, 26 23 July 1993 (1993-07-13) 23, 25, 26 24	_	* column 3, line 28 figure 4 *	- column 4; Prine 7;			
US 5 277 756 A (DION JOHN B)  11 January 1994 (1994–01–11)  * column 5, line 23 – column 6, line 38; figures 2–8 *  US 5 209 817 A (AHMAD UMAR M ET AL) 11 May 1993 (1993–05–11)  * column 2, line 33 – column 3, line 68; figures 1–7 *  US 5 508 229 A (BAKER MARK H) 16 April 1996 (1996–04–16)  * column 3, line 5 – line 55; figures 2A–2E *  US 5 226 232 A (BOYD MELISSA D) 13 July 1993 (1993–07–13)  * column 3, line 1 – Line 48; figures 2–4v  *  The present search report has been drawn up for all claims  Place of search THE HAGUE  27 January 2000  Zeisler, P  CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone  T; theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date	Α	28 August 1990 (1990	)-08-28)			
11 January 1994 (1994–01–11)  * column 5, line 23 - column 6, line 38; figures 2–8 *  X     US 5 209 817 A (AHMAD UMAR M ET AL)				. 1.30.		
S	X	11 January 1994 (199	4-01-11) 10 11	20-26	• •	
11 May 1993 (1993-05-11)  * column 2, line 33 - column 3, line 68; figures 1-7 *  X US 5 508 229 A (BAKER MARK H). 16 April 1996 (1996-04-16)  * column 3, line 5 - line 55; figures 2A-2E *  X US 5 226 232 A (BOYD MELISSA D) 13 July 1993 (1993-07-13)  * column 3, line 1, line 48; figures 2-4/  * Column 3, line 1, line 48; figures 2-4/  * The present search report has been drawn up for all claims  Place of search THE HAGUE  CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone  Ti theory or principle underlying the invention after the filing date of competed on or after the filing date.		figures 2-8 *	· · · · · · · · · · · · · · · · · · ·			
The present search report has been drawn up for all claims  Place of search THE HAGUE  CATEGORY OF CITED DOCUMENTS  X US 5 508 229 A (BAKER MARK H). 16 April 1996 (1996-04-16)  * column 3, line 5 - line 55; figures 20, 21, 23, 25, 26  **  H01L  20-24, 26  H01L  Examiner  Titheory or principle underlying the invention Examiner at the filling date of complete underlying the invention at the filling date of the H01R  Examiner  Examiner  X: particularly relevant if taken alone	X	11 May 1993 (1993-05	-11)	20-26		
** Column 3, line 5 - line 55; figures  2A-2E *  US 5 226 232 A (BOYD MELISSA D) 13 July 1993 (1993-07-13)  ** Column 3, line 1, line 48; figures 2-4v  **  The present search report has been drawn up for all claims  Place of search  Place of search  THE HAGUE  CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone  Titheory or principle underlying the invention E: earlier patent document, but published on, or after the ling date		figures 1-7 *			H01L	
ZA-2E *  US 5 226 232 A (BOYD MELISSA D) 13 July 1993 (1993-07-13)  * column 3, line 1 - line 42; figures 2-4  *  The present search report has been drawn up for all claims  Place of search THE HAGUE  CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone  ZO , 21, 23, 25, 26  ZO , 21, 21, 23, 25  ZO , 21, 21, 21, 21  ZO , 21, 21, 21  ZO , 21, 21  ZO , 21, 21  ZO , 21, 2	X. ,	US 5 508 229 A (BAKE 16 April 1996 (1996- * column 3. line 5 -	R MARK H) 04-16) line 55: figures	20-24 <sub>0.</sub> 26	ag is not to be a second of the second of th	
US 5 226 232 A (BOYD MELISSA D) 13 July 1993 (1993-07-13)  * Column 3, line 1, line 48; figures 2-4v  *  The present search report has been drawn up for all claims  Place of search  THE HAGUE  CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone  Titheory or principle underlying the invention affect the filting date of all the published on, or after the filting date.	•	2A-2E *	, ali a lagraga y kilong katalang. Beragan adalah se	n ergigerigan Singan, aylan		
The present search report has been drawn up for all claims  Place of search  THE HAGUE  CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone  The present is a control of the search o	X	US 5 226 232 A (BOYD 13 July 1993 (1993-0	MELISSA D)	20.21.		
The present search report has been drawn up for all claims  Place of search THE HAGUE  27 January 2000  CATEGORY OF CITED DOCUMENTS  T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filling date	***	* activity of the control of the con	ing mentachang simpan masik pin manung mentachan kang menagan menagan pin	12.1	S. St. At.	
The present search report has been drawn up for all claims  Place of search  THE HAGUE  27 January 2000  CATEGORY OF CITED DOCUMENTS  T: theory or principle underlying the invention  E: earlier patent document, but published on, or after the filing date		•		1		
The present search report has been drawn up for all claims  Place of search  THE HAGUE  27 January 2000  CATEGORY OF CITED DOCUMENTS  T: theory or principle underlying the invention  E: earlier patent document, but published on, or after the filing date					. ;	
The present search report has been drawn up for all claims  Place of search  THE HAGUE  27 January 2000  Zeisler, P  CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone  The present search report has been drawn up for all claims  Examiner  Zeisler, P  T: theory or principle underlying the invention research report document, but published on, or after the filling date	35.7 - 19.5 - 19.50		13	na o 🚽 🖠	op Prati i	
THE HAGUE  27 January 2000  Zeisler, P  CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone  T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filling date						
CATEGORY OF CITED DOCUMENTS  T: theory or principle underlying the invention E: earlier patent document, but published on, or after the tiling date		•	· · · · · · · · · · · · · · · · · · ·		Examiner	
X : particularly relevant if taken alone  E : earlier patent document, but published on, or after the filing date		THE HAGUE	27 January 2000	Zeis	aler, P	
Y : particularly relevant if combined with another document cited in the application  L : document cited for other reasons  A : technological background  O : non-written disclosure  3 : member of the same patent family corresponding	X : partio Y : partio docum A : techn	cularly relevant if taken alone cularly relevant if combined with anothe ment of the same category notogical background	E : earlier patent doct after the filing date f D : document cited in L : document cited for	ument, but publis the application other reasons	hed on, or .	

EPO FORM 1503 03.82 (P04C01)

ARABOTTA PER SACE EST



Application Number

EP 97 31 0336

CLAIMS INCURRING FEES					
्य) अस्तर विकास । स्वर्थन	4.00	·	• •	** **	
The present European patent applicati	on comprised a	at the time of	filing more th	an ten claims.	
<u></u>	· E'		1 1 4		A
Only part of the claims have to report has been drawn up for	been paid within the first ten cla	n the prescrib ims and for:	red'time limit. Those claims	The present Europ or which claims fe	pean search es have
been paid, namely claim(s):			•	1.01	
			•		
6.	(4)	HBUMA"	.1.		٠.
No claims fees have been pai	id within the pre	( ;\) escribed time	limit. The pre	sent Européan se	arch report has
been drawn up for the first ter	daims.				
			•		
1, 51, 41	•		(fet )		;
		<del></del>	i	<u> </u>	<u> </u>
LACK OF UNITY OF INVENTION	)N	$\mathcal{M} \ll 1$	•	, ** ** **	
The Search Division considers that the	nresent Euron	oan materit A	polication dos	a not comply with	iba
requirements of unity of invention and	relates to sever	al inventions	or groups of,	inventions pamely	rne
	e noi d			(iii	•
•	,	•			
· · ·					•
	•		A CARRIAN	• • ,	•
see sheet B			·C	35 10	
in the spectrum of the second	5	7 342 c (A		:	•
1:00					
ì					
All further search fees have be	en paid within	the fixed time	e limit. The pr	esent European se	earch report has
been drawn up for all claims.			126		,
1	i	• •			
As all searchable claims could did not invite payment of any a	i be searched wadditional fee	vithout effort	justifying an a	idditional fee, the S	Search Division
10	,	a .20 #	10 W A	, e:	
Only part of the further search	fees have bee	n naid within	the fixed time	limit The mesent	r . European
search report has been drawn	up for those ba	arts of the Ed	ropean bater	t application which	relate to the
inventions in respect of which	search fees ha	ve been paid	l, namely claii	ņs:	
•					!
1		•			
. !					
<b>!</b>		•	•	•	
!		•	•		
1		•		·	
None of the further search fee	s have been na	iid within the	fixed time lim	it. The present Fu	ronean search
None of the further search fee report has been drawn up for I	hose parts of the	nid within the ne European	fixed time limpatent applic	it. The present Eu ation which relate	ropean search to.the.invention
None of the further search fee report has been drawn up for the first mentioned in the claims, r	those parts of the namely claims:	ne European	patent applic	ation which relate:	to the invention
report has been drawn up for t	hose parts of the	he European	fixed time lim patent applic	ation which relate:	ropean search to the invention
report has been drawn up for t	those parts of the namely claims:	ne European	patent applic	ation which relate:	to the invention
report has been drawn up for the first mentioned in the claims, r	those parts of the namely claims:	ne European	patent applic	ation which relate:	to the invention
report has been drawn up for I first mentioned in the claims, r	those parts of the amely claims:	ne European	patent applic	ation which relate:	to the invention
report has been drawn up for the first mentioned in the claims, r	those parts of the amely claims:	ne European	patent applic	ation which relate:	to the invention
report has been drawn up for the first mentioned in the claims, r	hose parts of thamely claims:	ne European	patent applic	ation which relate:	to the invention
report has been drawn up for the first mentioned in the claims, r	hose parts of thamely claims:	ne European	patent applic	ation which relate	to the invention



.; .

253

# LACK OF UNITY OF INVENTION SHEET B

Application Number

Filtro

EP 97 31 0336

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

1. Claims: 1-19,27-30

A plated interconnect having a bonding cap

2. Claims: 20-26

A combination layer mold

\*

# ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 97 31 0336

This arms lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

27-01-2000

27-01-2000

	Patent documented in search rep		Publication date	-0.46 S	Patent family -member(s)		Publication date
US	5545927	Α	13-08-1996	US US	5705857 5898222		06-01-1999 27-04-199
US	4000842	A	04-01-1977	BR CA DE FR GB JP JP	1050668 2624313 2313771 1530216 52007678	A A A A A B	15-02-197 13-03-197 23-12-197 31-12-197 25-10-197 20-01-197 06-09-198
us 	4953003	A	28-08-1990	EP JP	0292015 63305555	A A	23-11-1988 13-12-1988
us 	5277756	Α	11-01-1994	US	5130275	Α	14-07-1992
us	5209817	A	11-05-1993	NONE		~	
US	5508229	A	16-04-1996	DE EP WO		D A A	02-12-1999 15-05-1990 30-11-1999
us	5226232	Α	13-07-1993	GB HK SG	2244176 22295 162994	A	20-11-199 24-02-199 12-05-199

For more details about this annex : see Official Journal of the European Patent Office. No. 12/82

THIS PAGE BLANK (USPTO)